

# Performance modeling and optimization of a Lagrange-Remap algorithm on multicore processors

**T. Gasc**<sup>1,2,3</sup>, **F. De Vuyst**<sup>3</sup>, **M. Peybernes**<sup>4</sup>, **R. Poncet**<sup>5</sup> and **R. Motte**<sup>1</sup>

<sup>1</sup>CEA, DAM, DIF, F-91297 Arpajon, France (thibault.gasc@cea.fr)

<sup>2</sup>Maison de la Simulation USR 3441, CEA Saclay, F-91191 Gif-sur-Yvette, France

<sup>3</sup>CMLA CNRS UMR 8536, ENS CACHAN Université Paris-Saclay, France

<sup>4</sup>CEA Saclay, DEN, F-91191 Gif-sur-Yvette, France

<sup>5</sup>CGG, 27 Avenue Carnot, 91300 Massy, France

**Keywords:** performance modeling; Roofline model; ECM model; Lagrange-Remap methods.

## ABSTRACT

Performance modeling aims at building simple analytical models which allow to predict the performance of an algorithm on a target computing architecture from the knowledge of the main features of both the algorithm and the processor.

Such models provide a deep understanding of the performance of an algorithm and help to identify suitable optimization strategies. Performance models are robust and stable tools, since they are derived from algorithm study and are not based on one of its specific implementation. They can also be seen as decision-making tools.

We will present recent results of the performance study of a reference staggered Lagrange-Remap algorithm for compressible gas dynamics obtained using *Roofline* and *ECM* models. As a result, we are able to predict the whole performance on modern processors with errors of order 5%, which is very accurate.

Moreover, as a consequence, the analysis also gave us highlights for designing a new Lagrange-Remap-like solver with expected better performance. In particular, using low diffusive interface capturing methods rather than interface tracking strategies appears to be promising because of their SIMD features. This will be address in the companion talk by De Vuyst et al. in this workshop.

## References

- [1] S. Williams, A. Waterman and D. Patterson, “Roofline: an insightful visual performance model for multicore architectures”, *Communication of the ACM*, 52, pp. 65–76, 2009.
- [2] J. Treibig, G. Hager, “Introducing a performance model for bandwidth-limited loop kernels”, *Lecture Notes in Computer Science Volume 6067*, pp. 615-624, 2010.
- [3] H. Stengel, J. Treibig, G. Hager, and G. Wellein, “Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model”, accepted for ICS15, the 29th International Conference on Supercomputing, preprint: arXiv:1410.5010, 2015.